Sign In
 [New User? Sign Up]
Mobile Version

Staff Engineer Physical Design and Logic Synthesis SoC

Intel


Location:
Singapore
Date:
09/22/2017
2017-09-222017-10-21
Job Code:
JR0011681
Categories:
  • Engineering
  •  
  • Save Ad
  • Email Friend
  • Print

Job Details

Staff Engineer Physical Design and Logic Synthesis SoC Careers at Intel in Singapore, Central Singapore
   
Job ID: JR0011681
Job Category: Engineering
Primary Location: Singapore, Central Singapore SG
Other Locations:
Job Type:

Staff Engineer Physical Design and Logic Synthesis SoC

Job Description

Responsibilities

  • Carry out all aspects of logic synthesis, physical design and Timing closure  of complex digital deep sub-micron SoCs.
  • Carry out logic synthesis, scan insertion, create floor plan and power plan, clock tree synthesis, timing driven place and route and static timing analysis to meet area and performance targets.
  • Carry out equivalence check, power analysis, rail analysis, physical verification of design to achieve signoff quality
  • Carry out Layout Verification (ERC, DRC and LVS)



Qualifications
• Master/Bachelor’s Degree in Electronics Engineering • 10+ years of relevant experience • Proficient with cell-based IC design tools, preferably tools from Synopsys galaxy platform. • Chip implementation experience with exposure to SoC partitioning • Proficient in Deep Submicron Technology nodes (layout effects, etc.)

   

As an electronics industry innovator and a leader in corporate responsibility, we look for ways to apply our technology to address global challenges while serving as a role model for how companies should operate.

Powered By

Featured Employers

Featured Jobs