Sign In
 [New User? Sign Up]
Mobile Version

Soft IP Pre-silicon Verification Engineer

Intel


Location:
Kulim
Date:
04/06/2018
2018-04-062018-05-05
Job Code:
JR0056019
Categories:
  • Engineering
  •  
  • Save Ad
  • Email Friend
  • Print

Job Details

Soft IP PreCareers at Intel insilicon Verification Engineer
   
Job ID: JR0056019
Job Category: Engineering
Primary Location: Kulim, KDH MY
Other Locations:
Job Type: Experienced Hire

Soft IP Pre-silicon Verification Engineer

Job Description

Looking for passionate, motivated and self-driven candidate who likes to deal with different challenges and make a difference. Position requires experience in pre/post-silicon validation and exposure to digital logic design. Candidate will be responsible for soft IP pre-silicon verification in SPI/eSPI team under PEG-ITG-CIG-PID group.In this position, you will work with R&D team whom designing the SPI/eSPI soft IP for Intel latest product.

Your responsibilities will include but not limited to:

- Defining validation testbench and building RTL models for validation

- Validating and verifying the functionality of new architectural features of next generation designs by developing testplan, tests content or test tools

- Finding and implementing corrective measures for failing RTL tests

- Analyzes and uses results to modify testing

- Developing automated tools or scripts for the pre-silicon validation environment.


Qualifications

- The candidate must possess a minimum of Bachelor Degree in Computer Engineering or Electrical/Electronics Engineering.

- 3+ years of experience in relevant pre-silicon verification/logic design position and must have gone through multiple project cycles to gather in-depth experience.

- 3+ years of experience in pre-silicon verification with various tools and methodologies including but not limited to: System Verilog, Perl/Shell scripting, VCS/Synopsys simulators, interactive debugger, RTL model build, testbench development, power-aware simulation, design-for-test, design-for-verification, coverage-based random constraint simulation.

- 3+ years of experience in PC Architecture.

- Capable in developing testplan, tests contents and coverage points for validation purpose based on High Level Architecture spec.

- Experienced in VLSI or Structural and Physical design flow/methodology.

- Experience in SPI, USB, PCI express or any Industrial standard bus protocol would be added value.

- Strong analyzing and debugging skill, and creative in problem solving.

Inside this Business Group

The Platform Engineering Group (PEG) is responsible for the design, development, and production of system-on-a-chip (SoC) products that go into Intel’s next generation client and mobile platforms. PEG strives to lead the industry moving forward through product innovation and world class engineering.

   

As an electronics industry innovator and a leader in corporate responsibility, we look for ways to apply our technology to address global challenges while serving as a role model for how companies should operate.

Powered ByLogo

Featured Employers

Featured Jobs