Sign In
 [New User? Sign Up]
Mobile Version

SoC Power Lead

Intel


Location:
Bangalore
Date:
09/20/2017
2017-09-202017-10-19
Job Code:
JR0034725
Categories:
  • Engineering
  •  
  • Save Ad
  • Email Friend
  • Print

Job Details

SoC Power Lead Careers at Intel in Bangalore, KA
   
Job ID: JR0034725
Job Category: Engineering
Primary Location: Bangalore, KA IN
Other Locations:
Job Type: Experienced Hire

SoC Power Lead

Job Description

Oversees definition, design, verification, and documentation for SoC System on a Chip development. Determines architecture design, logic design, and system simulation. Defines module interfaces/formats for simulation. Performs Logic design for integration of cell libraries, functional units and subsystems into SoC full chip designs, Register Transfer Level coding, and simulation for SoCs. Contributes to the development of multidimensional designs involving the layout of complex integrated circuits. Performs all aspects of the SoC design flow from highlevel design to synthesis, place and route, timing and power to create a design database that is ready for manufacturing. Analyzes equipment to establish operation infrastructure, conducts experimental tests, and evaluates results. May also review vendor capability to support development.


Qualifications

* Define Methodology for Power Estimation and Reduction * Work with internal design implementation teams, process and System PnP teams to define the power specs for the SoC * Support and contribute in development and implementation low power design techniques. * SoC Power rollup and actively drive power reduction and convergence * Use case power estimation and optimization * Work with Post-Si teams on Post-Si enablement and debug support. Qualifications:Masters in Electrical Engineering or equivalent with 6+ years of experience in Chip design methodology or implementation* Strong understanding of Low Power with focus on physical design and timing closure, and/or power integrity signoff aspects * Prior low power methodology development, EDA vendor/Foundry interaction or exposure to technology nodes 28nm and below is a plus * Hands on experience in Synopysis Pt-Px a must *Experience with bin-split modelling a plus * Effective presentation and communication skills written and oral* Strong problem solving skills and an ability to think outside the box * Ability to work / lead effectively in cross functional teams

Inside this Business Group

The Platform Engineering Group (PEG) is responsible for the design, development, and production of system-on-a-chip (SoC) products that go into Intel’s next generation client and mobile platforms. PEG strives to lead the industry moving forward through product innovation and world class engineering.

   

As an electronics industry innovator and a leader in corporate responsibility, we look for ways to apply our technology to address global challenges while serving as a role model for how companies should operate.

Powered By

Featured Employers

Featured Jobs