Sign In
 [New User? Sign Up]
Mobile Version

IP Design Engineer

Intel


Location:
Penang
Date:
08/18/2017
2017-08-182017-09-16
Job Code:
JR0026097
Categories:
  • Engineering
  •  
  • Save Ad
  • Email Friend
  • Print

Job Details

IP Design Engineer Careers at Intel in Penang, PNG
   
Job ID: JR0026097
Job Category: Engineering
Primary Location: Penang, PNG MY
Other Locations:
Job Type: Experienced Hire

IP Design Engineer

Job Description

Join the next bandwagon of technology revolution at Intel as part of the worldwide Programmable Solutions Group PSG. From the IoT to the data center, the Programmable IP Engineering PIPE within PSG offers a broad portfolio of programmable logic solutions that allow customers to solve a wide variety of system-level challenges. Be at the forefront of innovation by working on leading edge technology to design blazing high speeds north of 28Gbps chip-to-chip interconnect IPs, such as JESD204B/C, Ultra Path Interconnect UPI, proprietary SerialLite interface.We are looking for experts in High Speed Serial Interface IP architecture, micro-architecture and design. Responsibility includes 1.Design - architecture and execution spanning RTL design, integration, area, timing and latency optimization.2.Verification - verification methodologies such as assertions and formal based verification3.Productizing - new product/device release and rollout and packaging This role requires strong digital logic design skills on top of technical leadership, decision-making skills and the ability to influence other functional teams. The successful candidate will have excellent communication and leadership skills and a proven ability to work with challenging schedules.Join our team of innovators to push the boundaries of what's possible and move into the future.Intel Inside. Programmed for Success Outside..


Qualifications

Minimum Required Qualifications-Bachelors or Master's degree in Electrical/Electronics Engineering, Computer Engineering or equivalent, with 5+ years of digital design experience.-Familiarity or experience in RTL design with Verilog and/or VHDL.-Familiarity or experience with RTL verification and timing analysis/closure on Linux/UNIX platforms.-Familiarity with Perl, C++, Java and shell scripts.-Strong skills in communication, initiative, promote innovation and teamwork.-Familiarity in Static Timing AnalysisAdditional Preferred Qualifications-Familiar in serial communication standard specification technology like JESD204B, Interlaken.-Basic Knowledge of OVM/UVM methodology.-Proficient of System Verilog Functional Coverage assertion development.-Highly motivated to learn and adapt to fast-changing technologies and environments.-Demonstrates fundamental values such as accountability, integrity and a winning mindset.

Inside this Business Group

The Programmable Solutions Group (PSG) was formed from the acquisition of Altera. As part of Intel, PSG will create market-leading programmable logic devices that deliver a wider range of capabilities than customers experience today. Combining Altera's industry-leading FPGA technology and customer support with Intel's world-class semiconductor manufacturing capabilities will enable customers to create the next generation of electronic systems with unmatched performance and power efficiency. PSG takes pride in creating an energetic and dynamic work environment that is driven by ingenuity and innovation. We believe the growth and success of our group is directly linked to the growth and satisfaction of our employees. That is why PSG is committed to a work environment that is flexible and collaborative, and allows our employees to reach their full potential.

   

As an electronics industry innovator and a leader in corporate responsibility, we look for ways to apply our technology to address global challenges while serving as a role model for how companies should operate.

Powered By

Featured Employers

Featured Jobs