Sign In
 [New User? Sign Up]
Mobile Version

High Level Design BSP Engineer

Intel


Location:
San Jose, CA
Date:
07/20/2017
2017-07-202017-08-19
Job Code:
JR0027715
Categories:
  • Engineering
  •  
  • Save Ad
  • Email Friend
  • Print
  • Research Salary

Job Details

High Level Design BSP Engineer Careers at Intel in San Jose, CA
   
Job ID: JR0027715
Job Category: Engineering
Primary Location: San Jose, CA US
Other Locations:
Job Type:

High Level Design BSP Engineer

Job Description
Intel Programmable Solutions Group is seeking a highly motivated, hands-on High Level Design OpenCL Application Engineer to develop, test, support and optimize Board Supported Package on FPGA platforms. As an OpenCL Applications Engineer, you will be responsible for supporting the Intel PSG customers by providing technical expertise and guidance in FPGA HLD design tools, flows and optimizations.In this role, your responsibilities will include but are not limited to the following:- Provide technical support for issues and, if needed, orchestrate other resources in order to fully resolve customer issues and queries- Support, Debug and optimize customers' Board Supported Packages BSP Leveraging FPGA architectural features such as Partial Reconfiguration Work in collaboration with RTL design engineers to efficiently implement algorithms on FPGAs- Present Altera's HLD development flow, software ecosystem and embedded processing capabilities showing PSG's advantages in project discussions, public seminars and customer winning proposals- Develop unique solutions and work with Applications and Marketing Engineers to provide demonstrations and proofs of concepts highlighting PSG's and PSG's partner's capabilities at customer meetings and seminars



Qualifications
The successful candidate's minimum qualifications will include the following: - Bachelor's in Computer Science/Engineering or equivalent with a minimum of 5 years of relevant experience or Master's degree with a minimum of 3 years of relevant experience - Knowledge of FPGA or ASIC design flow and timing closure EDA design/simulation tools such as Quartus and ModelSim - Memory interfaces such as DDR3 and DDR4 - HMC is a plus - Interface protocols such as PCIe, Ethernet and AXIC programming software skills - Strong understanding of computer architectures including CPU and GPU - Good presentation and interpersonal skills - Ability to work well within teams, including virtual teams, and being self-motivated are all essential characteristics of the successful candidate - Some travelling will be required


Posting Statement. Intel prohibits discrimination based on race, color, religion, gender, national origin, age, disability, veteran status, marital status, pregnancy, gender expression or identity, sexual orientation or any other legally protected status.
   

As an electronics industry innovator and a leader in corporate responsibility, we look for ways to apply our technology to address global challenges while serving as a role model for how companies should operate.

Featured Employers

Featured Jobs