Sign In
 [New User? Sign Up]
Mobile Version

Functional Yield and Binning PDE

Intel


Location:
Penang
Date:
01/19/2018
2018-01-192018-02-17
Job Code:
JR0045666
Categories:
  • IT Engineer
  • Developer
  •  
  • Save Ad
  • Email Friend
  • Print

Job Details

Functional Yield and Binning PDE Careers at Intel in Penang, PNG
   
Job ID: JR0045666
Job Category: Engineering
Primary Location: Penang, PNG MY
Other Locations:
Job Type: Experienced Hire

Functional Yield and Binning PDE

Job Description

Develop binning and yield strategy to meet requirements of the newest FPGA products. This includes defining bin-splits, developing models to improve yield/binning predictability, establishing targets/limits to control yield, and the development/bring-up of binning algorithms/circuits.

Drive for yield optimization through process improvements in product performance and power.

Engage worldwide teams on yield optimization across cross-functional areas such as manufacturing setup, test program, and wafer fabrication process targeting/tuning.

Define and develop failure analysis / failure isolation FA/FI strategy for next generation FPGA products. This includes:

  • Examining product architecture and manufacturing setup to understand requirements.
  • Automation/tools development for efficient & accelerated electrical failure analysis EFA.
  • Participation in DFT/DFX design for test/manufacturing definition to improve product manufacturability.
  • Drive for functional yield improvement through collaboration with test/validation content developers and circuit designers to isolate and root cause silicon failures caused by manufacturing defect.


Qualifications

Candidate must possess at least a BS/MS in Electrical/Electronic Engineering or equivalent, with 10 years of industry experience in semiconductors design or manufacturing.Proven experience in post-silicon debug/troubleshooting, including hands-on experience with multiple ATE tester platforms and test vectors. Well-versed with scan/ATPG, memory BIST, fault isolation models and test algorithms. Strong digital logic knowledge.Expert understanding of binning methodology and yield enhancement processes/methods, across wafer and package level testing.Possess ability to perform basic statistical and data analysis, including correlation study with tools such as JMP. Good working experience with SQL/Perl/TCL/Python are advantages.

Inside this Business Group

The Programmable Solutions Group (PSG) was formed from the acquisition of Altera. As part of Intel, PSG will create market-leading programmable logic devices that deliver a wider range of capabilities than customers experience today. Combining Altera's industry-leading FPGA technology and customer support with Intel's world-class semiconductor manufacturing capabilities will enable customers to create the next generation of electronic systems with unmatched performance and power efficiency. PSG takes pride in creating an energetic and dynamic work environment that is driven by ingenuity and innovation. We believe the growth and success of our group is directly linked to the growth and satisfaction of our employees. That is why PSG is committed to a work environment that is flexible and collaborative, and allows our employees to reach their full potential.

   

As an electronics industry innovator and a leader in corporate responsibility, we look for ways to apply our technology to address global challenges while serving as a role model for how companies should operate.

Powered ByLogo

Featured Employers

Featured Jobs